A Novel Controllable BIST Circuit for embedded SRAM
نویسندگان
چکیده
With increasingly stringent requirements for memory test, the complexity of the test algorithm is increasing. This will make BIST (Build-In-Self-Test) circuit more complex and the area of BIST circuit larger. This paper proposes a novel controllable BIST circuit. The controllable BIST circuit provides a cost-effective solution that supports a variety of March algorithms and SRAM embedded testing operation modes. It controls the test patterns with three additional input ports. And it indicates the algorithm progress, the test result and the number of fails with three output ports. To achieve test patterns generation, analy-sis and test results recording, the proposed BIST circuit contains five internal functional modules, which are Address Gener-ator, Control Generator, Data Generator, Data Comparator and Fail Accumulator. The test patterns of the proposed BIST cir-cuit are controlled by external signals. It is not only suitable for any existing march algorithms but also leaves room for ex-tension if needed.
منابع مشابه
A Built-in Self-Test Scheme with Diagnostics Support for Embedded SRAM
In this paper we propose a novel built-in self-test (BIST) design for embedded SRAM cores. Our contribution includes a compact and efficient BIST circuit with diagnosis support and an automatic diagnostic system. The diagnosis module of our BIST circuit can capture the error syndromes as well as fault locations for the purposes of repair and fault/failure analysis. In addition, our design provi...
متن کاملConcurrent BIST for Embedded SRAMs in SoCs
With the progress of deep submicron technology and increasing design complexity, hundreds of memory cores with different size and configuration are embedded in system-on-chips (SoCs). These memory cores occupy a noticeable silicon area and need an efficient and low-cost test methodology. Built-in Self-test (BIST) is a practical solution provides a certain degree of reliability and flexibility. ...
متن کاملA Novel Sequence Generator Replacing LFSR For Hardwired BIST Of SRAM
This paper has emphasis on the novel sequence generation for the hardwired built in self test (BIST) of static random access memory (SRAM). It reduces the testing time of SRAM by generating all the pattern sequence in less time. BIST is a design technique that allows a circuit to test itself. Linear feedback shift register (LFSR) was used for the sequence generation in the BIST but novel sequen...
متن کاملOn-chip Self Testing using BIST-oriented Random Access Memory
The increased circuit density in today’s integrated circuits demands for efficient and low cost testing as compared to the testing of logic with external test equipment. The Built-In Self Test (BIST) architecture provides the self-testing of logic circuit but is not at the positive extreme in delivering deterministic and limited test vectors and storage and compression of output test responses....
متن کاملAutonomous Built-in Self-Test Methods for SRAM Based FPGAs
Built-in Self-Test (BIST) approaches for Static Random Access Memory (SRAM) based Field Programmable Gate Arrays (FPGAs) must be capable of fully testing the resources in the device. A summary of current techniques is presented in this paper that covers the three main components of modern FPGAs: logic blocks, interconnects and embedded FPGA cores. Overhead requirements, coverage capability, tra...
متن کامل